Abstract-This paper presents a building block approach for the design of frequency identification receivers. The devices are based on a Reconfigurable Discriminator (RD) for frequency measurement, operating from 1 to 4 GHz. The RD is a two-port device used to identify the frequency of an unknown signal. The devices use RF switches, which are implemented with PIN diodes to select different bits used for frequency identification.
I. INTRODUCTION
A conventional IFM receiver is shown in Fig. 1a , with an input and a set of parallel outputs to produce an instanstaneous readout. Each branch corresponds to a bit for frequency identification, the IFM can be formed by n-branches to produce n-bits.
The branches of the IFM receiver include a discriminator, a detector, an amplifier, and analogue to digital (A/D) conversion [1, 2] . Recently, Reconfigurable Frequency Measurement (RFM) has been introduced [3, 4] , with the objective of reducing the size and power consumption of conventional IFM receivers.
In this paper, details of the building blocks used to design the RFM circuits in [3, 4] is provided. The building blocks include a power divider/combiner, Single Pole Double Throw (SPDT) and Single Pole Quadruple Throw (SPQT) switches, the results and details of each building block have not been published in previuos work. Simulated and measured results for each building block is presented and finally the blocks are put to together to form an RFM circuit for frequency identification, as shown in Fig 1b. The RFM circuits are demonstrated in 2 and 4 bit designs, the circuits have only one output for frequency identificacion, which is done in series. PIN diodes are used to select the different bits for frequency identification. The switching time depends on the switching speed of the PIN diode used, for the designs presented, the speed is 10 ns. All circuits described in this paper operate from 1 to 4 GHz and were fabricated on an ARLON AD1000 substrate with a dielectric constant of 10.2, loss tangent of 0.0023, conductor thickness of 0.035 mm, and dielectric thickness of 1.27 mm.
Section II of this paper describes basic building blocks that can be used to form the core part of a frequency identification receiver. The building blocks are then put together in section III to demonstrate 2 and 4 bit RD designs. Note that the same concept can be scaled for different identification resolutions by adding more branches in the RD design. 
II. RFM BUILDING BLOCKS
To build an RFM circuit, a power divider/combiner, switches and delay lines should be put together. This section describes a wideband power divider/combiner, SPDT and SPQT switches.
A. Power divider/combiner
The power divider/combiner shown in the Fig. 2 is formed by two stages to get a wideband response; the device uses two resistors of 100 Ω and 220 Ω. The device is used to equally
978-1-4673-7602-0/15/$31.00 ©2015 IEEE divide the signal power incoming from port 1 into ports 2 and 3. The same circuit is used to combine the incoming signals in ports 2 and 3 to the single output of port 1. Fig. 3 shows the comparison between simulated and measured transmission and reflection signals for power division, for an input signal in port 1. The divider presents simulated and measured reflection signals (S 11 ) of -16dB and15dB, respectively, at the center frequency of 2.5 GHz, and both values are below -10 dB over the band of interest. The simulated and measured transmission signals from port 1 to port 2 (S 21 ) are -3.3 dB and -3.5 dB, respectively at 2.5 GHz. Similarly for port 3, the simulated and measured transmission signals from port 1 to port 3 (S 31 ) are -3.3 dB and -3.4 dB. The isolation between ports 2 and 3 (S 32 ) is -20.5 dB in simulation and -19.8 dB measured at the center frequency of 2.5 GHz. The isolation for the band of interest is below -19.8 dB.
B. Single Pole Double Throw Switch
The SPDT switch, shown in Fig. 4 , has three ports and uses two BAR50-02V diodes by Philips Semiconductors. A single diode has an insertion loss of 0.1425 dB and an isolation of 9.32 dB at the frequency of 2.5 GHz, and can handle a maximum RF signal power of 30.17 dBm. The PIN diode equivalent circuits used in simulations are a series RL, R = 4.82 Ω, L = 41.6 pH, for a forward bias, and a series RC, R = 76.1 Ω, C = 1294.75 pF for a reverse bias. These equivalent circuits were obtained from regressions after measuring a single PIN diode and fitting RLC models to experimental data.
The bias network is formed by using a resistor of 100 Ω, which is connected in series with a choke inductor of 82 nH to provide a current of 10 mA, using a 1 V bias voltage at the DC ports to operate the diodes.
Considering port 1 as the input to the switch, the signal can be routed to port 2 when diode 1 is forward biased and diode 2 is reverse biased (state 1). When diode 2 is forward biased and diode 1 is reverse biased; the input signal at port 1 is routed to port 3, (state 2). Table 1 provides information about the diode biasing configuration. Fig. 5 shows a comparison between simulated and measured reflection and transmission signals of the SPDT switch, considering an input signal at port 1. The switch presents a simulated and measured reflection (S 11 ) of -19.49 dB and -17.51 dB, respectively, at the center frequency of 2.5 GHz. The reflection is below -14 dB over the band of interest for simulation and measurements.
For state 1, the SPDT presents both simulated and measured transmission (S 21 ) of -0.65 dB at 2.5 GHz. For state 2, the simulated and measured (S31) is -0.57 dB and -0.66 dB, respectively at 2.5 GHz. In Fig. 6 , the simulated and measured isolation (S31) is -18.17 dB and -18.77 dB for the center frequency of 2.5 GHz, respectively. Similarly for (S21), the simulated and measured values of -18.43 dB and -19.59 dB are obtained at the center frequency of 2.5 GHz, corresponding to state 2.
C. Single Pole Quadruple Throw Switch
The SPQT switch shown in Fig. 7 has 5 ports and uses 6 BAR 50-02V diodes. The SPQT switch uses the same bias network configuration as the SPDT switch, but includes two 100 nF broad band capacitors as DC blocks, in order to achieve the diode polarizations required for operating the switch. The SPQT switch has 4 operating states, obtained by the bias voltage combinations shown in table 2. Table 1 . Diode biasing for each state of SPDT switch Fig. 3 . Reflection and transmission response produced by an input signal at port 1of the power divider. Fig. 8 shows a comparison between simulated and measured reflection and transmission responses of the SPQT switch, for an input signal at port 1. The switch presents a simulated and measured S 11 of -19.28 dB and -20.78 dB, respectively at 2.5 GHz. For state 1, the SPQT presents a simulated and measured S 21 of -0.68 dB and -0.77 dB, respectively at 2.5 GHz. For state 2, the simulated and measured S 31 is -1.29 dB and -1.31 dB, respectively at 2.5 GHz. The simulated and measured S 41 for state 3 is -2.39 dB and -2.21dB, respectively at 2.5 GHz. The simulated and measured S 51 is -0.22 dB for state 4 at 2.5 GHz. Fig. 9 shows the simulated and measured isolations for states 1 and 2. For state 1, the simulated and measured isolation of port 3 (S 31 ) is -20.76dB and -19.55dB respectively at 2.5 GHz. Similarly, for port 4 (S 41 ) the values of -38.94 dB and -48.43 dB, were obtained at 2.5 GHz, respectively and for port 5 (S 51 ) values of -48.59 dB and -47.53 dB were obtained at 2.5 GHz, respectively.
For state 2, the simulated and measured isolation of port 2 (S 21 ) is -19.5 dB and -19.7 dB at 2.5 GHz respectively. For port 4 (S 41 ) the values of -20.62 dB and -20.98 dB, were obtained at 2.5 GHz, respectively and for port 5 (S 51 ) the values of -42.89 dB and -43.99 dB were obtained at 2.5 GHz, respectively. Fig. 10 shows the simulated and measured isolation for states 3 and 4. For state 3, the simulated and measured isolation of port 2 (S 21 ) is -21.18 dB and -20.23 dB at 2.5 GHz, respectively, for port 3 (S 31 ) the values of -21.07 dB and -21.85 dB were obtained at 2.5 GHz, respectively and for port 5 (S 51 ) the values of -21.22 dB and -22.74 dB were obtained at 2.5 GHz, respectively.
For state 4, the simulated and measured isolation of port 2 (S 21 ) is -21.22 dB and -20.3 dB at 2.5 GHz, respectively, for port 3 (S 31 ), the value of -19.68 dB was obtained at 2.5 GHz in both cases, and for port 4 (S 41 ) the values of -21.83 dB and 
III. RECONFIGURABLE FREQUENCY MEASUREMENT SUBSYSTEM
In this section, the description of a frequency discriminator of 2 and 4 bits are provided. These discriminators provide bits for frequency identification. Sections IIIA and B show the construction of a two and a four bit RD, using the building blocks described in section II, connected to delay lines.
A. 2-bit Reconfigurable Discriminator
The 2-bit RD is achieved by using the power divider/combiner described in section IIA at the input and output of the circuit. Two SPDT switches identical to the ones described in section IIB are used to select two different delay lines, resulting in two bits for frequency identification. The circuit has a reference line l R , a delay line l 1 that includes a decoupling resonator and a delay line l 2 as described in [3] , and illustrated in fig. 11 . The two SPDT switches select line l Ө1 at time t o , (called state 1) and line l Ө2, at time t 1 , (called the state 2). Each of these lines is then combined with the reference line l ӨR to produce a bit for frequency identification. To produce bit 1, a resonator is coupled to l Ө1 [2] which yields a transmission zero at 3.8 GHz. Bit 2 is obtained when delay line l Ө2 is selected. The reference line l ӨR has an electric length of 180° and lines l Ө1 and l Ө2 have electric lengths of 30° and 360°, respectively, for a center frequency of 2.5 GHz. The DR has an average resolution of 750MHz.
B. 4-bit Reconfigurable Discriminator
The 4-bit RD is based in the same design concept of the 2 bit RD, but the 4-bit RD includes two SPQT switches identical to the ones shown in section IIC to select four lines with different delay [4] .
The device has a reference line (l ӨR ) and 4 delay lines (l Ө1 , l Ө2 , l Ө3 and l Ө4 ). The 4-bit RD has four states of operation, selected by two SPQT switches: State 1 corresponds to line l Ө1 at time t o . State 2 is selected when line l Ө2 is switched ON at time t 2 . State 3 corresponds to the selection of line l Ө3 at time t 3 and finally when line l Ө4 is selected at time t 4, state 4 can be obtained. These delay lines are combined one by one with the reference line to produce the four bits used for frequency identification. The reference line l ӨR has an electric length of 180° and the four delay lines have electric lengths of 360°, 540°, 720° and 900° respectively, for a center frequency of 2.5GHz. The 4-bits RD has an average resolution of 187.5 MHz.
IV. CONCLUSION
This paper describes basic building blocks that allow the creation of RFM circuits. The identification of unknown signals is done by switching between delay lines which are combined with a reference line to produce bits for frequency identification; this type of circuit uses serial processing of data. The RFM devices described in this paper result in low power consumption and smaller size, compared with conventional IFM due to circuit reconfiguration.
V.
